

THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF INVENTEC CORPORATION AND SHALL NOT BE REPRODUCED, COPIED, OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION, INVENTEC CORPORATION, @2018 ALL RIGHT RESERVED.

NOTES:
1.HSF Property:Comply iSupplier system HSF property attribute up-to-date value.

VELLFIRE

2020.06.05

21-OCT-2002		
DATE	CHANGE NO	REV

DESIGN / DRAWER				XXX	DATE		21-OCT-2002	TITLE			MODEL,PROJECT,FUNCTION		
CHECK									MAIN BOARD				
APPROVAL									SIZE	CODE	DOC NUMBER		REV
FILE NAME									A3	CS	1310XXXXX-0-0		X01
SHEET				50XXXXXXXXXX	POWER1 XXX				SHEET 1 of 130				

TABLE OF CONTENTS

01.PROJECT NAME
02.TABLE OF THE CONTENT
03.BLOCK DIAGRAM
04.TABLE OF SMBUS,I2C
05.POWER BLOCK DIAGRAM
06.GPU POWER BLOCK DIAGRAM
07.DC IN
08.CHARGER(BQ24780S)
09.SCP/BATT
10.SYSTEM POWER(P5V0DS)
11.SYSTEM POWER(P5V0)
12.SYSTEM POWER(P3V3DS)
13.SYSTEM POWER(VDDQ)
14.SYSTEM POWER(P1V8DS)
15.SYSTEM POWER(P2V5)
16.SYSTEM POWER(P1V05A)
17.SYSTEM POWER(PVCCIO)
18.VCORE>SA CONTROLLER_NCP81215
19.PVCORE
20.PVCCGT
21.PVCCSA
22.POWER LOAD SW
23.ENABLE PIN
24.FAN
25.PCB SCREW
26.COMET LAKE_H_1 (PEG, HDMI)
27.COMET LAKE_H_2 (DDI, EDP)
28.COMET LAKE_H_3 (DDR-1)
29.COMET LKAE_H_4 (DDR-2)
30.COMET LAKE_H_5 (CFG)
31.COMET LAKE_H_6 (POWER-1)
32.COMET LAKE_H_7 (POWER-2)
33.COMET LAKE_H_8 (DECOUPLING)
34.COMET LAKE_H_9 (GT DECOUPLING)
35.COMET LAKE_H_10 (GND)

36.COMET LAKE_PCH_H (SPI, GPP)
37.COMET LAKE_PCH_H (DMI, USB2)
38.COMET LAKE_PCH_H (CLINK, FAN, PCIE/SATA,HOST)
39.COMET LAKE_PCH_H (AUDIO, SMBUS, JTAG)
40.COMET LAKE_PCH_H (LPC/ESPI, USB3, SATA)
41.COMET LAKE_PCH_H (CORE, VCCGPIO, MPHY)
42.COMET LAKE_PCH_H (RTC)
43.COMET LAKE_PCH_H (GND)
44.COMET LAKE_PCH_H (GPP)
45.COMET LAKE_PCH_H (GPP, CLKOUT)
46.COMET LAKE_PCH_H (GPP)
47.SYSTEM MEMORY(DIMM0)
48.SYSTEM MEMORY(DIMM1)
49.THERMAL
50.ROM
51.EC_ITE8987E
52.KB_CNTR
53.TP_CNTR
54.AUDIO CODEC ALC255
55.AUDIO LINE
56.STAT HDD CNTR
57.M.2 FOR WLAN
58.M.2 FOR SSD1
59.M.2 FOR SSD2
60.TYPE-C CNTR
61.USB_CHARGER
62.EDP_CNTR
63.TPM
64.USB LAN AUDIO CNTR
65.PCIE REPEATER
66.SEQUENCING
67.SEQUENCING

117.EMI
118.KB_BL /TURBO/HALL SENSOR

SMALL BOARD1&2

120.TUBRO_BOARD/HALL_SENSOR_BOARD

SMALL BOARD3

121.USB3.1 PORT1
122.USB3.1 PORT2
123.SYSTEM LED
124.LAN
125.RJ45/ESD/TRANSFORMER
126.SPK/JACK
127.USB LAN AUDIO CNTR

FOR 17 SMALL BOARD1&2


129.KB_BL
130.KB

GPU PAGE 71-116 FROM PAGE 72

INVENTEC

TITLE			
MODEL PROJECT FUNCTION TABLE OF THE CONTENT			
SIZE	CODE	DOC.NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET 2 of 139			

CHANGE by	XXX	DATE	21-OCT-2002
PCB PIN	60xxxxxxxxxxx	PCB VER	XXX



INVENTEC

TITLE
MODEL PROJECT FUNCTION
Block Diagram

SIZE CODE
A3 CS

DOC NUMBER
1310xxxxx-0-0

REV
X01

CHANGE by
PCB P/N

XXX
60xxxxxxxxxxx




DATE
PCB VER

21-OCT-2002
XXX

SHEET 3 of 139

POWER BLOCK

IN/EN OUT IN/EN OUT



INVENTEC

TITLE MODEL, PROJECT, FUNCTION
Block Diagram


DOC NUMBER 1310xxxxx-0-0 REV X01

CHANGE by XXX DATE 21-OCT-2002
PCB P/N 60xxxxxxxxx PCB VER XXX

SIZE A3 CODE CS SHEET 5 of 139

GPU POWER BLOCK

IN/EN OUT




INVENTEC

TITLE
MODEL PROJECT,FUNCTION
TABLE OF 12C

SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
------------	------------	-----------------------------	------------

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

SHEET 6 of 139



INVENTEC

TITLE
MODEL, PROJECT, FUNCTION
Block Diagram

SIZE A3 CODE CS DOC NUMBER 1310xxxxx-0-0 REV X01

CHANGE by XXX DATE 21-OCT-2002
PCB P/N 60xxxxxxxxxxx PCB VER XXX

SHEET 7 of 139

FOR CHARGER

SCP

ARP

BATT

INVENTEC

TITLE

MODEL, PROJECT, FUNCTION

Block Diagram

DOC NUMBER

1310xxxx-0-0

REV

X01

SHEET 9 of 139

DATE

21-OCT-2002

PCB P/N

60xxxxxxxxxx

PCB VER

XXX

CHANGE by

XXX

DATE

21-OCT-2002

PCB P/N

60xxxxxxxxxx

PCB VER

XXX

CHANGE by

XXX

DATE

21-OCT-2002

PCB P/N

60xxxxxxxxxx

PCB VER

XXX

CHANGE by

XXX

DATE

21-OCT-2002

PCB P/N

60xxxxxxxxxx

PCB VER

XXX

CHANGE by

XXX

DATE

21-OCT-2002

PCB P/N

60xxxxxxxxxx

PCB VER

XXX

CHANGE by

XXX

DATE

21-OCT-2002

PCB P/N

60xxxxxxxxxx

PCB VER

XXX

CHANGE by

XXX

DATE

21-OCT-2002

PCB P/N

60xxxxxxxxxx

PCB VER

XXX

CHANGE by

XXX

DATE

21-OCT-2002

PCB P/N

60xxxxxxxxxx

PCB VER

XXX

CHANGE by

XXX

DATE

21-OCT-2002

PCB P/N

60xxxxxxxxxx

PCB VER

XXX

CHANGE by

XXX

DATE

21-OCT-2002

PCB P/N

60xxxxxxxxxx

PCB VER

XXX

CHANGE by

XXX

DATE

21-OCT-2002

PCB P/N

60xxxxxxxxxx

PCB VER

XXX

CHANGE by

XXX

DATE

21-OCT-2002

PCB P/N

60xxxxxxxxxx

PCB VER

XXX

CHANGE by

XXX

DATE

21-OCT-2002

PCB P/N

60xxxxxxxxxx

PCB VER

XXX

CHANGE by

XXX

DATE

21-OCT-2002

PCB P/N

60xxxxxxxxxx

PCB VER

XXX

CHANGE by

XXX

DATE

21-OCT-2002

PCB P/N

60xxxxxxxxxx

PCB VER

XXX

CHANGE by

XXX

DATE

21-OCT-2002

PCB P/N

60xxxxxxxxxx

PCB VER

XXX

CHANGE by

XXX

DATE

21-OCT-2002

PCB P/N

60xxxxxxxxxx

PCB VER

XXX

CHANGE by

XXX

DATE

21-OCT-2002

PCB P/N

60xxxxxxxxxx

PCB VER

XXX

CHANGE by

XXX

DATE

21-OCT-2002

PCB P/N

60xxxxxxxxxx

PCB VER

XXX

CHANGE by

XXX

DATE

21-OCT-2002

PCB P/N

60xxxxxxxxxx

PCB VER

XXX

CHANGE by

XXX

DATE

21-OCT-2002

PCB P/N

60xxxxxxxxxx

PCB VER

XXX

CHANGE by

XXX

DATE

21-OCT-2002

PCB P/N

60xxxxxxxxxx

PCB VER

XXX

CHANGE by

XXX

DATE

21-OCT-2002

PCB P/N

60xxxxxxxxxx

PCB VER

XXX

CHANGE by

XXX

DATE

21-OCT-2002

PCB P/N

60xxxxxxxxxx

PCB VER

XXX

CHANGE by

XXX

DATE

21-OCT-2002

PCB P/N

60xxxxxxxxxx

PCB VER

XXX

CHANGE by

XXX

DATE

21-OCT-2002

PCB P/N

60xxxxxxxxxx

PCB VER

XXX

CHANGE by

XXX

DATE

21-OCT-2002

PCB P/N

60xxxxxxxxxx

PCB VER

XXX

CHANGE by

XXX

DATE

21-OCT-2002

PCB P/N

60xxxxxxxxxx

PCB VER

XXX

CHANGE by

XXX

DATE

21-OCT-2002

PCB P/N

60xxxxxxxxxx

PCB VER

XXX

CHANGE by

XXX

DATE

21-OCT-2002

PCB P/N

60xxxxxxxxxx

PCB VER

XXX

CHANGE by

XXX

DATE

21-OCT-2002

PCB P/N

60xxxxxxxxxx

PCB VER

XXX

CHANGE by

XXX

DATE

21-OCT-2002

PCB P/N

60xxxxxxxxxx

PCB VER

XXX

CHANGE by

XXX

DATE

21-OCT-2002

PCB P/N

60xxxxxxxxxx

PCB VER

XXX

CHANGE by

XXX

DATE

21-OCT-2002

PCB P/N

60xxxxxxxxxx

PCB VER

XXX

CHANGE by

XXX

DATE

21-OCT-2002

PCB P/N

60xxxxxxxxxx

PCB VER

XXX

CHANGE by

XXX

DATE

21-OCT-2002

PCB P/N

60xxxxxxxxxx

PCB VER

XXX

CHANGE by

XXX

DATE

21-OCT-2002

PCB P/N

60xxxxxxxxxx

PCB VER

XXX

CHANGE by

XXX

DATE

21-OCT-2002

PCB P/N

60xxxxxxxxxx

PCB VER

XXX

CHANGE by

XXX

DATE

21-OCT-2002

PCB P/N


60xxxxxxxxxx

PCB VER

XXX

CHANGE by


XXX



CHANGE by	XXX	DATE	21-OCT-2002	SIZE	A3	CODE	CS	1310xxxxx-0-0	X01
PCB P/N	60xxxxxxxxxx	PCB VER	XXX	SHEET	11	of	139		

Table 1—EN1/EN2 Control


State	EN1	EN2	VDDQ	VTTREF	VTT
S0	High	High	ON	ON	ON
S3	Low	High	ON	ON	OFF(High-Z)
S4/S5	Low	Low	OFF	OFF	OFF
Others	High	Low	OFF	OFF	OFF



INVENTEC

TITLE			
MODEL PROJECT,FUNCTION VDDQ			
SIZE A3	CODE CS	DOC NUMBER 1310xxxx-0-0	REV X01
SHEET 13 of 139			

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX




$$V_{OUT} = 0.6 * (1 + (R_{60600} / R_{60601}))$$

CHANGE by	XXX	DATE	21-OCT-2002	SIZE A3	CODE CS	1310xxxxx-0-0	X01
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX	SHEET 14 of 139			

INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION PIV8DS			
SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV X01
SHEET 14 of 139			


D |c



H-LINE 62 45W CPU.
VCCIA MAX CURRENT=128A; LOADLINE = TBD MV/A
VCCGT MAX CURRENT = 55A; LOADLINE = 3.1MV/A
VCCSA MAX CURRENT = 11A; LOADLINE = 10 MV/A

INVENTEC			
TITLE			
MODEL,PROJECT,FUNCTION CPU VR CONTROLLER			
SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV X01
SHEET		18 of 139	

CHANGE by	XXX	DATE	21-OCT-2002
PCB PIN	60xxxxxxxxxxx	PCB VER	XXX











INVENTEC

TITLE			
MODEL, PROJECT, FUNCTION			
SIZE	CODE	DOC NUMBER	REV
C	C5	1310xxxxx-0-0	X01
SHEET		19	139

CHANGE D	XXX	DATE	21-OCT-2002
PCB PIN	60xxxxxxx	PCB VER	XXX


IEC PN	Vendor	Vendor PN	
6019B1184301	Anpec	APL3523AQBI-TRG	Main source
6019B1270101	AOS	AOZ1331	2nd




INVENTEC				
TITLE MODEL, PROJECT, FUNCTION G001_50_00000				
SIZE C	CODE CS	DOC NUMBER 1310xxxx-0-0	REV X01	
SHEET 22		139		

CHANGE D1	XXXX	DATE	
PCH P/N	6019B1184301-001	PCH VER	2.0


1. P3V3DS / P5V0DS



2. P1V0A / P1V8A / P3V3A



3. P1V2 / P1V8 / VCCSFR(PVCCST)



INVENTEC


TITLE			
MODEL, PROJECT, FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET	of 23 139		


CHANGE by	XXX	DATE	XXX
PCB P/N	6066xxxxxxx	PCB VER	XXR0CT-2002


A



SHEET 24 of 139









INVENTEC				
TITLE				
MODEL PROJECT.FUNCTION SKYLAKE2_H-DDI,EDP				
SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01	
SHEET	27	of	139	

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX




[illegible]





PLACE IN BACK SIDE

PVCORE



PVCORE

AA13
AA31
AA32
AA33
AA34
AA35
AA36
AA37
AB29
AB30
AB31
AB32
AB33
AB35
AB36
AB37
AC13
AC19
AC24
AC29
AC30
AC31
AC32
AC33
AC34
AC35
AC36
AD13
AD14
AD31
AD32
AD33
AD34
AD35
AD36
AD37
AD38
AE13
AE14
AE30
AE31
AE32
AE33
AE36
AE37
AE38
AF29
AF30
AF31
AF32
AF33
AF34
AF35
AF36
AF37
AF38
AG14
AG31
AG32
AG33
AG34
AG35
AG36
AG38

INTEL_J43242_BGA_1440P

U4555

VCC04
VCC05
VCC06
VCC07
VCC08
VCC09
VCC10
VCC11
VCC12
VCC13
VCC14
VCC15
VCC16
VCC17
VCC18
VCC19
VCC20
VCC21
VCC22
VCC23
VCC24
VCC25
VCC26
VCC27
VCC28
VCC29
VCC30
VCC31
VCC32
VCC33
VCC34
VCC35
VCC36
VCC37
VCC38
VCC39
VCC40
VCC41
VCC42
VCC43
VCC44
VCC45
VCC46
VCC47
VCC48
VCC49
VCC50
VCC51
VCC52
VCC53
VCC54
VCC55
VCC56
VCC57
VCC58
VCC59
VCC60
VCC61
VCC62
VCC63

9 OF 13

VCC_SENSE
VSS_SENSE

AG37 VCCSENSE
AG38 VSSSENSE

PVCORE

AH13
AH14
AH29
AH30
AH31
AH32
AJ14
AJ29
AJ30
AJ31
AJ32
AJ33
AJ34
AJ35
AJ36
AK31
AK32
AK33
AK34
AK35
AK36
AL13
AL29
AL30
AL31
AL32
AL35
AL36
AL37
AL38
AM13
AM14
AM29
AM30
AM31
AM32
AM33
AM34
AM35
AM36
AN13
AN14
AN31
AN32
AN33
AN34
AN35
AN36
AN37
AN38
AP13
AP31
AP32
AP35
AP36
AP37
AP38
K13


VCC_SENSE
VSS_SENSE

AG37 VCCSENSE
AG38 VSSSENSE

EDS VER0.7

PVCORE
47UF X 5 22UF X 12
10UF X 21 1UF X 24

PVCORE



PLACE IN BOTTOM SIDE

PVCORE

K14
L13
L14
N13
N14
N30
N31
N32
N35
N36
N37
N38
P13
P29
P30
P31
P32
P33
P34
P35
P36
R13
R31
R32
R33
R34
R35
R36
R37
R38
T29
T30
T31
T32
T35
T36
T37
T38
U29
U30
U31
U32
U33
U34
U35
U36
V13
V14
V31
V32
V33
V34
V35
V36
V37
W13
W14
W29
W30
W31
W32

10 OF 13

INTEL_J43242_BGA_1440P

PVCORE

W35
W36
W37
W38
Y29
Y30
Y31
Y32
Y33
Y34
Y35
Y36




INVENTEC

TITLE
MODEL PROJECT FUNCTION
SKYLAKES_HI-POWER



SIZE A3 CODE CS DOC NUMBER 1310xxxxx-0-0 REV X01

CHANGE by XXX DATE 21-OCT-2002
PCB P/N 60xxxxxxxxxxx PCB VER XXX

SHEET 31 of 139



EDS VER0.7
P1V2
10UF X 11 22UF X 4
PVCCSA
47UF X 2 22UF X 2
10UF X 7 1UF X 1



INVENTEC

TITLE

MODEL/PROJECT/FUNCTION

SKETCH/ROUTING

SIZE A3

CODE C5

SHEET 33 of 139








REV X01

CHANGE by: XXX

DATE: 21-OCT-2002

PCB P/N: 60XXXXXXXXXX

PCB VER: XXX





H82 CPU

CHANGE by	XXX	DATE	21-OCT-2002	A3	CS	1310XXXX-U	AVU
POB/PN	60XXXXXXXXXX	PCB VER	XXX	SHEET	34 of	139	

INVENTEC


MODEL,PROJECT,FUNCTION SKYLAKE_H-GT DECOUPLING	DOC.NUMBER 1310xxxx-0-0	REV X01
SIZE A3	CODE C5	





INVENTEC				
TITLE				
MODEL PROJECT,FUNCTION PCH-SPI,GPP				
SIZE A3	CODE CS	DOC.NUMBER 1310xxxx-0-0	REV X01	
SHEET 36 of 139				


CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX



INVENTEC			
TITLE			
MODEL PROJECT FUNCTION		PCH-DM1,USB2,USB3	
SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

SHEET	37 of 139
-------	-----------



	PLT_ID0	PLT_ID1	GPU
GPU	0	0	N18E-G2
	0	1	N18E-G1
	1	0	N18E-G0


	PLT_ID2	PLT_ID3	Size
VRAM	0	0	8G
	0	1	6G


	GPP_F14	Panel
GPU	0	15"
	1	17"


INVENTEC

TITLE			
MODEL PROJECT FUNCTION			
PCH-CLK/FAN,PCIe/SATA,HOST			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET	38	of 139	

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX







INVENTEC


TITLE
MODEL PROJECT FUNCTION
PCH CORE VCCGPGIO MPHY USB

SIZE A3 CODE CS
DOC NUMBER 1310xxxxx-0-0
REV X01

CHANGE by XXX
PCB P/N 60xxxxxxxxxx


DATE 21-OCT-2002
PCB VER XXX

SHEET 41 of 139





A

- A



INVENTEC			
TITLE			
MODEL,PROJECT,FUNCTION PCH-GPP,CLKOUT			
SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV X01
SHEET 45 of 139			






INVENTEC			
TITLE			
MODEL PROJECT,FUNCTION			
DDR4_50_DIMM1			
SIZE A3		DOC NUMBER	REV
CODE CS		1310xxxxx-0-0	X01
SHEET 48 of 139			



CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX

THERM SENSOR





CHANGE by		XXX	DATE	21-OCT-2002	SIZE	A3	CODE	CS	1310xxxxx-0-0	X01
PCB P/N	60xxxxxxxxxx		PCB VER	XXX	SHEET		49 of 139			

REFERENCE 300~389(KBC)



THERMAL SENSOR
HDMI
DP




R390 FOR INTEL DEBUG


INVENTEC			
TITLE			
MODEL, PROJECT, FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	C5	1310xxxxx-0-0	X01
SHEET		50 of 139	

CHANGE D1	xxx	DATE	21-OCT-2002
PCH P/N	60xxxxxxx	PCH VER	xxx



Location 300 ~ 389
2013EE1B
Ver.05 20120824



REFERENCE 200~249(POWER CONN)
REFERENCE 250~299(KB/TP CONN)



NEE TO CHANGE 6012B1002701
5/2 REVERSE




VCC : 45V
LED Vf : 2.9~3.5V

	Min(LED Vf : 3.5V)	Max(LED Vf : 2.9V)
Power consumption	228.71mA	320.2mA

KEYBOARD LED CONN

	14*
1	NC
2	NC
3	C08
4	C07
5	C06
6	C05
7	C04
8	C03
9	C02
10	C01
11	R16
12	R15
13	R14
14	R13
15	R12
16	R11
17	R10
18	R09
19	R08
20	R07
21	R06
22	R05
23	R04
24	R03
25	R02
26	R01
27	R18
28	R17



INVENTEC

TITLE
MODEL,PROJECT,FUNCTION
Block Diagram

SIZE A3 CODE CS 1310xxxx-0-0 REV X01

CHANGE by XXX DATE 21-OCT-2002
PCB P/N 60xxxxxxxxxx PCB VER XXX

SHEET 52 of 139

REFERENCE 500~549(AUDIO CODEC)

D

C

B


A

D

C

B

A




INVENTEC			
TITLE			
MODEL, PROJECT, FUNCTION Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxx-0-0	X01
SHEET 54 of 139			

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

REFERCE 600~649(JACK/MIC/SPEAKER)

AUDIO JACKS




INVENTEC

TITLE
MODEL, PROJECT, FUNCTION
Block Diagram

SIZE A3 CODE CS DOC NUMBER 1310xxxxx-0-0 REV X01

CHANGE by XXX DATE 21-OCT-2002
PCB P/N 60xxxxxxxxxxx PCB VER XXX

SHEET 55 of 139




A



CHANGE by	XXX	DATE	21-OCT-2002	SIZE	A3	CODE	CS	1310xxxxx-0-0	X01
PCB P/N	60xxxxxxxxxx	PCB VER	XXX			SHEET	57	of	139

M.2 FOR SSD



INVENTEC

TITLE
Block Diagram

MODEL, PROJECT, FUNCTION
DOC NUMBER
1310xxxxx-0-0

REV
X01


CHANGE by
PCB P/N

DATE
PCB VER

21-OCT-2002
XXX

SHEET 58 of 139

NGFF SSD2(PCIe/SATA 2X)




M.2 CARD USES; SATA SIGNALING (LOW) OR PCIE SIGNALING (HIGH)

REFERENCE NUMBER:1950~1999


CHANGE by	XXX	DATE	21-OCT-2002	SIZE	A3	CODE	CS	1310xxxxx-0-0	X01
PCB P/N	60xxxxxxxxxx	PCB VER	XXX	SHEET	59	of	139		

TYPE C OVP




USB CHARGER

USB Faster Charger in S4/S5	USB Charger controller: TI2546	Ctrl.Pin (CTL1/CTL2/CTL3/ILIM_SEL)	Mode	ILIM	Note
Enable	S0	1/1/1/1	CDP	ILIM=2510mA	w/ Data lines connected w/ USB charger
	S3	0/1/1/1	DCP	ILIM=2510mA	w/ Data lines disconnected and load detect function active w/ USB charger
	S4/S5	0/0/1/1	DCP	ILIM=2510mA	w/ Data lines disconnected and load detect function active w/ USB charger
Disable	S0	1/1/1/1	CDP	ILIM=1525mA	w/ Data lines connected w/ USB charger
	S3	0/1/1/1	DCP	ILIM=2510mA	w/ Data lines disconnected and load detect function active w/ USB charger
	S4/S5	0/0/0/0	Turn off switch	ILIM=1525mA	No support charger



REFERENCE 3000~3049(LCM)

EDP CONN



INVENTEC


TITLE
Block Diagram


MODEL, PROJECT, FUNCTION
DOC NUMBER
1310xxxx-0-0

REV
X01

CHANGE by: XXX
DATE: 21-OCT-2002
PCB P/N: 60xxxxxxxxxx
PCB VER: XXX

SHEET 62 of 139





INVENTEC

TITLE
MODEL, PROJECT, FUNCTION
Block Diagram


SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
------------	------------	-----------------------------	------------

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

SHEET 64 of 139

A






INVENTEC

TITLE			
MODEL PROJECT_FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET 66 of 139			

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX



8		7		6		5		4		3		2		1	
D															
C															
B															
A															
8		7		6		5		4		3		2		1	


INVENTEC

TITLE
MODEL,PROJECT,FUNCTION
Block Diagram

SIZE A3	CODE CS	DOC NUMBER 1310xxxxxx-0-0	REV X01
------------	------------	------------------------------	------------

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

SHEET 68 of 139



INVENTEC			
TITLE MODEL, PROJECT, FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxxx-0-0	REV X01
SHEET 69 of 139			

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

8		7		6		5		4		3		2		1	
D															
C															
B															
A															
8		7		6		5		4		3		2		1	

INVENTEC			
TITLE MODEL,PROJECT,FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxxx-0-0	REV X01
SHEET 70 of 139			

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

8	7	6	5	4	3	2	1
D							D
C							C
B							B
A							A
8	7	6	5	4	3	2	1

N18E-G0
N18E-G1
N18E-G2 MAX-Q
8GB DDR5 256M X 16 X 2 X6

INVENTEC

TITLE			
MODEL, PROJECT, FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
SHEET 71 of 139			

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

PCA CODE NAME : N18E-G0/G1/G2 MAX-Q

G0 : 6019B1850001

G1 : 6019B1849201

G2 MAXQ:6019B1849301

PCB VERSION : X01

BOARD SIZE:

SCH P/N:

PCB P/N:

PCA P/N:

BOM ATTRIBUTE TRUTH TABLE

I: INSTALL

NI: NON-INSTALL

DY: NON-INSTALL

MP: PRODUCTION

PROTO: PRE-PRODUCTION

CRITICAL: CRITICAL PART

PVCORE_DGPU = NVVDD

P1V35 S_DGPU= FBVDD

P1V0S_DGPU = PEX_VDD

SAMSUNG K4Z80325BC-HC14
6019B1847601

MICRON MT61K256M32JE-14:A
6019B1847701

SHEET	CONTENT	SHEET	CONTENT
71	TITLE	101	GPU 1V8_AON DECOUPLING
72	INDEX	102	GPU NVDD DECOUPLING
73	VGA CONNECTION WITH MAINBOARD	103	GPU FBVDD DECOUPLING
74	GPU PCI-E GEN3 X 16	104	GPU GND
75	GPU MEMORY PARTITION A	105	GPU POWER SEQUENCE
76	GPU MEMORY PARTITION B	106	GPU POWER DISCHARGE
77	GPU MEMORY PARTITION C	107	GPU 1V8_MAIN
78	GPU MEMORY PARTITION D	108	GPU_NVVDD/NVVDDS (MP2886A)
79	GPU MEMORY FBA PARTITION 31-0	109	PVCORE_DGPU (MP86941_1-2P)
80	GPU MEMORY FBA PARTITION 63-32	110	PVCORE_DGPU (MP86941_3-4P)
81	GPU MEMORY FBB PARTITION 31-0	111	PVCORE_DGPU (MP86941_5-6P)
82	GPU MEMORY FBB PARTITION 63-32	112	P1V35S_DGPU (RT8816A_2P)
83	GPU MEMORY FBC PARTITION 31-0	113	P1V0S_DGPU (RT8068A)
84	GPU MEMORY FBC PARTITION 63-32	114	P1V8S_DGPU (RT8068A)
85	GPU MEMORY FBD PARTITION 31-0	115	NOTES
86	GPU MEMORY FBD PARTITION 63-32	116	HISTORY
87	GPU 27 MHZ XTAL	117	
88	GPU VBIOS, STRAPS	118	
89	GPU GPIOs	119	
90	GPU IFP_AB	120	
91	GPU DP IFP_CD	121	
92	GPU DP REDRIVER PI3DPX1203ZHEX	122	
93	GPU DP CONNECTOR	123	
94	GPU HDMI IFP_EF	124	
95	GPU HDMI RETIMER IT66317	125	
96	GPU HDMI CONNECTOR	126	
97	GPU NVHS	127	
98	OVR-M	128	
99	GPU NVDD	129	
100	GPU FBVDD	130	

INVENTEC

CHANGE by	XXX	DATE	21-OCT-2002	SIZE	A3	CODE	CS	DOC NUMBER	1310xxxx-0-0	REV	X01
PCB P/N	60xxxxxxxxxx	PCB VER	XXX	SHEET	72	of	139				

CONNECTION TO MAINBOARD

D

C

B



A

D

C






B

A



15.3.2 PWR_LEVEL* (GPIO12)


The **PWR_LEVEL** input signal triggers an immediate GPU hardware slow-down, followed by the driver capping the GPU power state to the appropriate limit. There are two events that can trigger this signal assertion: AC to battery power transition or total system power overdraw event.



INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
SHEET 73	of 139		


CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX



55700 - 55799
50000 - 50099

GPU FRAME BUFFER A

Rail (GPU Ball) Name	Balls	Voltage	Filtering under GPU	Filtering Near GPU
FBA_PLL_AVDD	1	1.8V	4 x 0.47uF (0201W X6S)	1 x 30Ω bead (0603 max ESR 10 mΩ)
FBB_PLL_AVDD	1		-----	1 x 22uF (0805)
FBC_PLL_AVDD	1		<u>Alternate solution:</u> 4 x 1.0uF (0201W X6S)	2 x 4.7uF (0402 X6S)
FBD_PLL_AVDD	1			
FB_REFPLL_AVDD0	1	1.8V	2 x 0.47uF (0201W X6S)	
FB_REFPLL_AVDD1	1		-----	
			<u>Alternate solution:</u> 2 x 1.0uF (0201W X6S)	




Ball (GPU Ball) Name	Balls	Voltage	Filtering under GPU	Filtering Near GPU
FB_PLL_AVDD1	1	1.8V	4 × 0.47 μ F (0201W X65)	1 × 300 bead (0603 max ESR 10 m Ω)
FB_PLL_AVDD1	1			
FB_PLL_AVDD1	1		Alternate solution: 4 × 1.0 μ F (0201W X65)	1 × 22 μ F (0805)
FBD_PLL_AVDD1	1			2 × 4.7 μ F (0402 X65)
FB_REFPLL_AVDD0	1	1.8V	2 × 0.47 μ F (0201W X65)	
FB_REFPLL_AVDD1	1		Alternate solution: 2 × 1.0 μ F (0201W X65)	

INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
SHEET 75		of 139	

GPU FRAME BUFFER B



NVIDIA.N18E.G1.KD.QS.A1.BGA.2228P


50200 - 50299

INVENTEC

MODEL, PROJECT, FUNCTION			
SIZE	CODE	DOC NUMBER	REV
A3	C5	1310xxxxx-0-0	X01
SHEET	76	of 139	1

CHANGE D1	XXXX	DATE	21-OCT-2002
PCH P/N	60xxxxxxx	PCH VER	XXX

GPU FRAME BUFFER C



NVIDIA_N18E_G1_KD_QS_A1_BGA_2228P

50300 - 50399


INVENTEC


TITLE	MODEL,PROJECT,FUNCTION
-------	------------------------


Block Diagram			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
SHEET 77 of 139			






CHANGE by	xxx	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxxx	PCB VER	xxx

[illegible][illegible]














MICRON_MT61K256M32JE_14_A_FBGA_180P

MICRON_MT61K256M32JE_14_A_FBGA_180P

MICRON_MT61K256M32JE_14_A_FBGA_180P

MICRON_MT61K256M32JE_14_A_FBGA_180P



Each of the GPU's 32-bit channels provides a single reset signal (see Figure 8.5). This is connected to one DRAM component in the x16 standard mode. The placement of this pull-down resistor should be at the end of this trace.





Figure 8.5 Reset Signals Connections




INVENTEC			
MODEL, PROJECT, FUNCTION			
SIZE	CODE	DOC NUMBER	REV
A3	C5	1310xxxxx-0-0	X01
SHEET	85	of 139	

51100 - 51199


CHANGE ID	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

U51200




MICRON_MT61K256M32JE_14_A_FPGA_180P

U51200




MICRON_MT61K256M32JE_14_A_FPGA_180P

U51200








MICRON_MT61K256M32JE_14_A_FPGA_180P

U51200



MICRON_MT61K256M32JE_14_A_FPGA_180P



51200 - 51299

INVENTEC

MODEL, PROJECT, FUNCTION			
SIZE	CODE	DOC NUMBER	REV
A3	C5	1310xxxxx-0-0	X01
SHEET	88	of 139	

CHANGE D1	XXXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

27 MHZ XTAL


CL=2*10-(5+3)=12

CL_trim = 2 * CLoad - (Cstray + C1)

- Where:
- ▶ C_{Load} is the crystal load capacitance (from data sheet of XTAL used)
 - ▶ C_{stray} is ~ 3pF (Stray capacitance of XTAL pads and any significant trace routing)
 - ▶ C₁ is pin capacitance (5 pF)

Typical CL_{trim} = 28 pF when crystal load = 18 pF, stray Capacitance = 3 pF, and XTAL pins capacitance = 5 pF

IFPAB_PLLVDD	1	1.8V	3 x 0.47uF (0201W X65)	1 x 300 bead (0603 max ESR 10mΩ)
IFPCD_PLLVDD	1			1 x 22uF (0805)
IFPEF_PLLVDD	1		Alternate solution: 3 x 1.0uF (0201W X65)	1 x 4.7uF (0402)
GPCPLL_AVDDx XSN_PLLVDD	3		3 x 0.47uF (0201W X65)	
			Alternate solution: 3 x 1.0uF (0201W X65)	
SP_PLLVDD	1		1 x 0.47uF (0201W X65)	
			Alternate solution: 1 x 1.0uF (0201W X65)	
VID_PLLVDD	1		1 x 0.47uF (0201W X65)	
			Alternate solution: 1 x 1.0uF (0201W X65)	



51300 - 51399

INVENTEC				
TITLE Block Diagram				
SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01	
CHANGE by PCB P/N	XXX 60xxxxxxxxxx	DATE PCB VER	21-OCT-2002 XXX	SHEET 87 of 139

Table 12.5 SMB ALT_ADDR, DEVID_SEL, PCIE_CFG, VGA_DEVICE

Table 12.5 SMB ALT_ADDR, DEVID_SEL, PCIE_CFG, VGA_DEVICE

DEFAULT IS SAMSUNG

MICRON MT61K256M32JE-14:A

6019B1847701

STRAP 0X1=001

MICRON :R51430 STUFF


R51431 NOT STUFF

Table 2. N18E-G2/G1 GDDR6 Recommended Memories

Notes:

Notes:

1. For N18E-G2/G1, the maximum allowable memory case temperature is 95 °C.
2. DVS is required. WCK: TBD



GPU GPIO


Table 7 Thermal Specifications

Parameter	N18E-G3	N18E-G2	N18E-G1	N18E-G0	Units
Thermal Resistance (Junction to Case, R _{JA})	0.014	0.017	0.017	TBD	°C/W
Thermal Resistance (Junction to PCB Board, R _{JB})	0.44	0.56	0.56	TBD	°C/W
GPU Shutdown Temperature (T _{SHUT})	99	99	99	TBD	°C
GPU Shutdown Temperature (T _{HEM_ALERT})	94	94	94	TBD	°C

Parameter	N18E-G3	N18E-G2	N18E-G1	N18E-G0	Units
GPU Maximum Operating Temperature ¹	89	89	89	TBD	°C
GPU Target Temperature (T _{GPU})	87 (Default)	87 (Default)	87 (Default)	TBD	°C
GPU Target Temperature (T _{HEM_ALERT})	79 (Min)	79 (Min)	79 (Min)	TBD	°C


Notes:
 1. OVERT results in an 87.5% (r8) hardware clock slowdown.
 2. THERM_ALERT results in a 50% (r2) hardware clock slowdown.
 3. The GPU maximum operating temperature is the maximum GPU temperature at which the GPU is guaranteed to operate at the target performance (base clock) under the total board power limit.

OVERT# 3.3V LEVEL




13.3.2.1 I2CS Slave Addr#


The default I2CS address is 0x9E




GC6_FB_EN LEVEL SHIFTER



GC6_FB_EN LEVEL SHIFTER



53900 - 54199
51500 - 51599



INVENTEC


MODEL PROJECT FUNCTION

Block Diagram

SIZE CODE DOC NUMBER REV

89 1310XXXX-0-0 X01


CHANGE D	XXX	DATE	21-OCT-2002
PCB P/N	60XXXXXXX	PCB VER	XXX
SHEET	89	REV	1




INVENTEC				
TITLE				
MODEL, PROJECT, FUNCTION				
Block Diagram				
SIZE	CODE	DOC NUMBER	REV	
A3	CS	1310xxxxx-0-0	X01	

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

SHEET	90 of 139
-------	-----------



DP REDRIVER



55800 - 55999 56000 - 56199

CHANGE by	XXX	DATE	21-OCT-2002	SIZE	A3	CODE	CS	DOC NUMBER	1310xxxxx-0-0	REV	X01
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX	SHEET	92	of	139				

INVENTEC

TITLE
MODEL, PROJECT, FUNCTION
Block Diagram

REV X01





Figure 9.9 GPU-to-HDMI Connection Diagram

51700 - 51799



56600 - 56799





Table 13. Power Monitoring with OnSemi OVR-M

GPU	Component Values				
	R954, R924	R977, R923	R950	R953, R952	C841, C836
N18E-G3	649 Ω	169 Ω	243 k Ω	75 k Ω	1.0 nF
N18E-G2	649 Ω	191 Ω	243 k Ω	75 k Ω	1.0 nF
N18E-G0, N18E-G1	649 Ω	287 Ω	243 k Ω	75 k Ω	1.0 nF
N18E-G3 MAX-Q					
N18E-G2 MAX-Q					
N18E-G1 MAX-Q	649 Ω	475 Ω	243 k Ω	75 k Ω	1.0 nF
N18E-G0 MAX-Q					



52000 - 52099

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX




INVENTEC

TITLE
MODEL, PROJECT, FUNCTION
Block Diagram

SIZE A3
CODE C5
DOC NUMBER 1310xxxxx-0-0
REV X01

SHEET 98 of 139

GPU 1V8_AON DECOUPLING




1V8_AON	3	1.8V	3 x 0.47uF (0201W X6S)	3 x 1uF (0402 X6S)
Alternate solution: 3 x 1.0uF (0201W X6S)				

52300 - 52399


INVENTEC			
TITLE			
MODEL, PROJECT, FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC. NUMBER 1310xxxxx-0-0	REV X01
SHEET 101 of 139			

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX




PLACE UNDER GPU


53000 - 53299



PLACE UNDER GPU



PLACE NEAR GPU



FBVDQ (GPU side)		1.25V	4 x 10uF (0603 X65)
		1.35V	8 x 10uF (0603 X65)
		1.8V	9 x 22uF (0603 X65)
Alternate solution:		24 x 1.0uF (0201W X65) 2	
		8 x 10uF (0603 X65)	

INVENTEC

MODEL, PROJECT, FUNCTION				
Block Diagram				
SIZE		DOC. NUMBER		REV
AS	CS	1310xxxx-0-0		
CHANGE BY	XXX	DATE	21-OCT-2002	
PCB/P/N	60XXXXXXXXXX	PCB VER	XXX	
SHEET		102	of	139

[illegible][illegible]

GND

F

E

D

C

B

A

U50000

1532 GND_13

NVIDIA_N1BE_G1_KD_QS_A1_BGA_2228P

U50000

1632 GND_23

NVIDIA_N1BE_G1_KD_QS_A1_BGA_2228P

U50000

7132 GND_33

NVIDIA_N1BE_G1_KD_QS_A1_BGA_2228P

INVENTEC

TITLE MODEL PROJECT FUNCTION Block Diagram

SIZE A1 CODE C5 DOC NUMBER 13100000X-0-0 REV X01

SHEET 102 OF 135

CHARGE IN XXXX DATE 21-OCT-2002 PCB FRM 60XXXXXXXXXX PCB VER X.XX

53300 - 53499

GND

F

E

D

C

B

A

U50000

1532 GND_13

NVIDIA_N1BE_G1_KD_QS_A1_BGA_2228P

U50000

1632 GND_23

NVIDIA_N1BE_G1_KD_QS_A1_BGA_2228P

U50000

7132 GND_33

NVIDIA_N1BE_G1_KD_QS_A1_BGA_2228P

INVENTEC


TITLE MODEL PROJECT FUNCTION Block Diagram

SIZE A1 CODE C5 DOC NUMBER 13100000X-0-0 REV X01


SHEET 102 OF 135

CHARGE IN XXXX DATE 21-OCT-2002 PCB FRM 60XXXXXXXXXX PCB VER 1


[illegible]




1V8_MAIN_EN LEVEL SHIFT




1V8_MAIN_EN AND WITH 1V8_AON



NVDD_PGOOD




ALL POWER GOOD




55600 - 55699

53500 - 53899


1V8_AON_EN




1V8_MAIN_EN



NVDD_EN




PEX_VDD_EN



FBVDD_EN

FOR GC6 2.1





INVENTEC

MODEL PROJECT FUNCTION			
SIZE	CODE	DOC NUMBER	REV
A3	C5	1310xxxxx-0-0	X01
SHEET 105 of 139			

CHANGE D	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxx-0-0	PCB VER	XXX

A




CHANGE by	XXX	DATE	21-OCT-2002	SIZE A3	CODE CS	1310xxxxx-0-0	X01
PCB P/N	60xxxxxxxxxx	PCB VER	XXX	SHEET 106 of 139			

TITLE	MODEL, PROJECT, FUNCTION
	Block Diagram

SIZE A3	CODE CC	DOC. NUMBER 1310xxxxx-0-0	R X
------------	------------	------------------------------	--------

1V8_MAIN



55300 - 55399


INVENTEC




TITLE
MODEL, PROJECT, FUNCTION
Block Diagram

SIZE A3 CODE CS DOC NUMBER 1310xxxxx-0-0 REV X01

CHANGE by XXX DATE 21-OCT-2002
PCB P/N 60xxxxxxxxxxx PCB VER XXX

SHEET 107 of 139





INVENTEC




TITLE	MODEL,PROJECT,FUNCTION
	Block Diagram

SIZE A3	CODE CS	DOC. NUMBER 1310xxxxx-0-0	REV X01
SHEET 110 of 139			

CHANGE by	XXX
PCB P/N	60XXXXXXXXXX

DATE	21-OCT-2002
PCB VER	XXX

SIZE A3	CODE CS	1310xxxxx-0-0	X01
SHEET 110 of 139			



INVENTEC


TITLE	MODEL, PROJECT, FUNCTION
	Block Diagram

SIZE A3	CODE CS	DOC. NUMBER 1310xxxxx-0-0	REV X01
SHEET 111 of 139			

CHANGE by	XXX
PCB P/N	60xxxxxxxxxxx

DATE	21-OCT-2002
PCB VER	XXX

SIZE A3	CODE CS	1310xxxxx-0-0	X01
SHEET 111 of 139			



$$VO=0.6*(1+R67400/R67401)$$

INVENTEC

TITLE
Block Diagram

SIZE A3 CODE CS DOC NUMBER 1310xxxxx-0-0 REV X01

CHANGE by XXX DATE 21-OCT-2002
PCB P/N 60xxxxxxxxxxx PCB VER XXX

SHEET 114 of 139

Table 12. Output EDP-Continuous

Product	TGP (W)	NVVD	FB TOTAL ⁵	1.0V Total ¹	1.8V Total ²
		(A)	(A)	(A)	(A)
N18E-G3	150	144	46	1.6	2.3
	160	152			
	170	160			
	180	168			
	190	175			
	200	180			
N18E-G3 MAX-Q	80	84	40	1.6	2.3
N18E-G2	115	116	46	1.6	2.3
N18E-G2 MAX-Q	80	84	40	1.6	2.3
N18E-G1	80	82	35	1.6	2.3
N18E-G1 MAX-Q	65	68	30	1.6	2.3
N18E-G0	80	82	35	1.6	2.3
N18E-G0 MAX-Q	60	63	30	1.6	2.3

Table 14. Output EDP-Peak

Product	TGP (W)	NVVD	FB TOTAL ⁴	1.0V Total ¹	1.8V Total ²
		(A)	(A)	(A)	(A)
N18E-G3	150	450	63	2.20	3.8
N18E-G3 MAX-Q	80	300	54	2.20	3.8
N18E-G2	115	375	63	2.20	3.8
N18E-G2 MAX-Q	80	300	54	2.20	3.8
N18E-G1	80	225	47	2.20	3.8
N18E-G1 MAX-Q	65	225	40	2.20	3.8
N18E-G0	80	225	47	2.20	3.8

Input EDPp and EDPc Specifications

Table 11. Input EDPp and EDPc Specification

GPU	Power Source and Input Voltage (V)	Input EDPp (1ms) ² (A)	Input EDPp (5ms) ² (A)	Input EDPc (1sec) ¹ (W)
N18E-G3	AC adapter (19V)	20	17	150
N18E-G3 MAX-Q	AC adapter (19V)	14	10	80
N18E-G2	AC adapter (19V)	18	15	115
N18E-G2 MAX-Q	AC adapter (19V)	12	10	80
N18E-G1	AC adapter (19V)	12	10	80
N18E-G1 MAX-Q	AC adapter (19V)	10	8	65
N18E-G0	AC adapter (19V)	12	10	80
N18E-G0 MAX-Q	AC adapter (19V)	10	7	60

Notes:

1. Input EDPc current can be calculated with the following equation:

$$\text{Input EDPc Current (A)} = \frac{\text{Input EDPc Power (W)}}{\text{Input Voltage (V)}}$$

2. Input EDPp current at different input voltage can be calculated with the following equation:

$$\text{Input EDPp (A) at } V_{\text{new}} = \text{Input EDPp (A) at } 19V \times \frac{19V}{V_{\text{new}}(V)}$$

INVENTEC

TITLE
MODEL, PROJECT, FUNCTION
Block Diagram

SIZE CODE DOC NUMBER REV
A3 CS 1310xxxxx-0-0 X01

CHANGE by XXX DATE 21-OCT-2002
PCB P/N 60xxxxxxxxxxx PCB VER XXX

SHEET 115 of 139

8	7	6	5	4	3	2	1
D							
C							
B							
A							
8	7	6	5	4	3	2	1

HISTORY


SCHEMATIC MODIFY HISTORY

--

INVENTEC			
TITLE MODEL, PROJECT, FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
SHEET 116 of 139			

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

EMI



INVENTEC

TITLE

MODEL, PROJECT, FUNCTION

NFC CANN.

SIZE CODE DOC NUMBER REV


A3 CS 1310xxxxx-0-0 X01

CHANGE by XXX DATE 21-OCT-2002
PCB P/N 60xxxxxxxxxxx PCB VER XXX


SHEET 117 of 139

ADJUST LED RES 8/16
8/29



RE-ORDER LED NET 3/31



TURBO#



HALL_SENSOR




REFERENCE NUMBER:700~800

INVENTEC

TITLE			
MODEL, PROJECT, FUNCTION			
R1Z	A3	C5	DOC NUMBER
118	118	118	1310xxxxx-0-0
SHEET	118	118	REV
1	1	1	X01

CHANGE D	DATE	21-OCT-2002
PCB P/N	PCB VER	XXX




INVENTEC			
TITLE MODEL, PROJECT, FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01


CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX

SHEET	119 of 139
-------	------------

TURBO#



HALL_SENSOR




INVENTEC

TITLE			
MODEL, PROJECT, FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
CHANGE by PCB P/N	XXX 60xxxxxxxxxxx	DATE PCB VER	21-OCT-2002 XXX
SHEET		120 of 139	1

REFERENCE 2400~2450(USB3.0)

USB 3.0 PORT1




INVENTEC

TITLE			
MODEL, PROJECT, FUNCTION			
Block Diagram			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
SHEET 121 of 139			

CHANGE by XXX	DATE 21-OCT-2002
PCB P/N 60xxxxxxxxxx	PCB VER XXX


REFERENCE 2400~2450(USB3.0)

USB 3.0 PORT2




INVENTEC			
TITLE			
MODEL, PROJECT, FUNCTION			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
SHEET	122 of 139		

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX



INVENTEC				
TITLE				
MODEL, PROJECT, FUNCTION Block Diagram				
SIZE	CODE	DOC NUMBER	REV	
A3	CS	1310xxxxx-0-0	X01	
CHANGE by		DATE	21-OCT-2002	
PCB P/N		PCB VER	XXX	
60xxxxxxxxxxx				
SHEET		123 of	139	

LAN (CONTROLLER) E2500



INVENTEC

TITLE
MODEL PROJECT FUNCTION
USB/DP DE-MUX





SIZE A3 CODE CS DOC NUMBER 1310xxxx-0-0 REV X01

CHANGE by XXX
PCB PIN 60xxxxxxx

DATE 21-OCT-2002
PCB VER XXX


SHEET 124 of 139

RJ-45




INVENTEC


CHANGE by	XXX	DATE	21-OCT-2002	SIZE A3	CODE CS	1310xxxxx-0-0	X01
PCB P/N	60xxxxxxxxxx	PCB VER	XXX	SHEET 125 of 139			



INVENTEC			
TITLE Block Diagram			
MODEL, PROJECT, FUNCTION		REV	
DOC NUMBER		1310xxxxx-0-0	
SIZE		A3	
CODE		CS	
SHEET		126 of 139	

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX





INVENTEC

TITLE
MODEL, PROJECT, FUNCTION
Block Diagram


SIZE
A3

CODE
CS


DOC NUMBER
1310xxxxx-0-0

REV
X01

SHEET 128 of 139





6050A3090501



TO MB

TO KB



INVENTEC

TITLE	MODEL, PROJECT, FUNCTION
	Block Diagram

SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV X01
SHEET		130 of 139	

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxxx	PCB VER	XXX



FOR 15 AUDIO BOARD

INVENTEC			
TITLE MODEL, PROJECT, FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX


SHEET	131 of 139
-------	------------

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



REFERENCE 2400~2450(USB3.0)


USB 3.0 PORT2



INVENTEC

TITLE			
MODEL,PROJECT,FUNCTION Block Diagram			
SIZE A3	CODE CS	DOC NUMBER 1310xxxxx-0-0	REV X01
SHEET	133 of 139		

CHANGE by	XXX	DATE	21-OCT-2002
PCB P/N	60xxxxxxxxxx	PCB VER	XXX



INVENTEC				
TITLE				
MODEL,PROJECT,FUNCTION Block Diagram				
SIZE	CODE	DOC.NUMBER	REV	
A3	CS	1310xxxxx-0-0	X01	
SHEET		134 of 139		

A









	1
--	---

2


	1
--	---

RJ-45




SIZE A3	CODE CS	DOC.NUMBER 1310xxxxx-0-0	REV X01
SHEET 136 of 139			

CHANGE by	XXX	DATE	21-OCT-2002	SIZE A3	CODE CS	1310xxxxx-0-0	X01
PCB P/N	60xxxxxxxxxx	PCB VER	XXX		SHEET	136 of 139	



INVENTEC			
TITLE			
Block Diagram			
SIZE	CODE	DOC NUMBER	REV
A3	CS	1310xxxxx-0-0	X01
CHANGE by		DATE	21-OCT-2002
PCB P/N		PCB VER	XXX
SHEET		137 of 139	



8		7		6		5		4		3		2		1	
D															
C															
B															
A															
8		7		6		5		4		3		2		1	

INVENTEC

TITLE
MODEL,PROJECT,FUNCTION
Block Diagram

CHANGE by	XXX	DATE	21-OCT-2002	SIZE A3	CODE CS	DOC NUMBER 1310xxxxxx-0-0	REV X01
PCB P/N	60xxxxxxxxxx	PCB VER	XXX	SHEET	139 of	139	1